openfive

OpenFive is a solution-centric silicon company that is uniquely positioned to design processor agnostic SoC architectures with customizable and differentiated IP for artificial intelligence, edge computing, HPC, and networking solutions.OpenFiveoffers end-to-end expertise in architecture, design implementation, software, silicon validation and manufacturing to deliver high-quality silicon.

Chip-to-Chip Communication (Interlaken-LL) for Enterprise and Cloud

past webinar

Watch Now

Chip-to-Chip Communication (Interlaken-LL) for Enterprise and Cloud
Chip-to-Chip Communication (Interlaken-LL) for Enterprise and Cloud

Overview

Interlaken chip-to-chip connectivity IP has been used for many years in networking and switching fabrics to move high throughput data between large chips. With advanced technology nodes, increasing chip sizes, and CPU cluster-based designs, Interlaken has found a unique spot as the protocol of choice for low latency, high throughput chip-to-chip connectivity. SiFive is extending its 8th generation of Interlaken IP with the introduction of Interlaken-Low Latency (LL) IP, which will enable low latency chip-to-chip connectivity in HPC, AI/ML, enterprise, and cloud applications. Interlaken-LL IP can provide up to 256Gbps of reliable and scalable throughput between two chips; whereas the standard Interlaken IP from SiFive provides throughput of up to 1.2Tbps.

Key Learnings

How SiFive’s Interlaken-Low Latency (LL) IP is enabling low latency chip-to-chip connectivity in HPC, AI/ML, enterprise, and cloud applications.

Target Audience

Designers, Architects, Marketing

Speakers

  • Ketan Mehta, Director, SoC IP Product Marketing, OpenFive
  • Sundeep Gupta, Senior Director – Engineering, OpenFive

Moderator

Daniel Nenni, Founder of SemiWiki.com

Chip-to-Chip Communication (Interlaken-LL) for Enterprise and Cloud

Webinars Overview

Interlaken chip-to-chip connectivity IP has been used for many years in networking and switching fabrics to move high throughput data between large chips. With advanced technology nodes, increasing chip sizes, and CPU cluster-based designs, Interlaken has found a unique spot as the protocol of choice for low latency, high throughput chip-to-chip connectivity. SiFive is extending its 8th generation of Interlaken IP with the introduction of Interlaken-Low Latency (LL) IP, which will enable low latency chip-to-chip connectivity in HPC, AI/ML, enterprise, and cloud applications. Interlaken-LL IP can provide up to 256Gbps of reliable and scalable throughput between two chips; whereas the standard Interlaken IP from SiFive provides throughput of up to 1.2Tbps.

Key Learnings

How SiFive’s Interlaken-Low Latency (LL) IP is enabling low latency chip-to-chip connectivity in HPC, AI/ML, enterprise, and cloud applications.

Who should attend?:

Designers, Architects, Marketing

Speakers

  • Ketan Mehta, Director, SoC IP Product Marketing, OpenFive
  • Sundeep Gupta, Senior Director – Engineering, OpenFive

Moderator

Daniel Nenni, Founder of SemiWiki.com

REGISTER

This webinar is offered at three different times. Register for the time that works best for you.

Register Now

Register Now

Register Now