OpenFive is a solution-centric silicon company that is uniquely positioned to design processor agnostic SoC architectures with customizable and differentiated IP for artificial intelligence, edge computing, HPC, and networking solutions.OpenFiveoffers end-to-end expertise in architecture, design implementation, software, silicon validation and manufacturing to deliver high-quality silicon.
LPDDR5/4X IP Subsystem
LPDDR memory are used where area and power savings are key requirements. LPDDR also offers higher bandwidth compared to DDR counterparts. LPDDR5/4X is ideally suited for next generation computing for AI Inference, Edge, IoT, Automotive and Mobile applications.
LPDDR5/4X are the next generation low-power memory which boosts 2X faster data transfers than its predecessor. LPDDR devices can transfer data at higher rates with remarkable power efficiency. It also supports unique low power feature, deep sleep mode (DSM), to reduce standby power even further.
LPDDR5/4X Controller and PHY
Supports all 3rd party DFI 5.0 based Controllers
Compliant with JEDEC Standard JESD209-4B and JESD209-5
Complaint with DFI 5.0 for PHY and Controller interface
Supports data rate up to 4266Mbps for LPDDR4/4X and 6400Mbps for LPDDR5
Supports Data Bus Inversion (DBI) mode
Supports PHY independent training modes
Supports periodic re-training for DRAM write and read operation
Supports IO calibration and Programmable ODT calibration
Supports Light Sleep and Deep Sleep mode (DSM)
Supports Retention mode/Self Refresh mode (Core and IO power down)
Supports DRAM widths of x8 and x16 bits
Supports per-bit de-skew on read and write data path.
Supports 16/32/64-bit data width (Two x32, One x32 or Two x16)
Supports In-order, out-of-order and look-ahead command processing
Best-in-class SoC IPs covering a wide range of applications from IoT devices, networking and AI/HPC
HBM3/2E/2 IP Subsystem
The HBM3/2E/2 IP is suitable for applications involving graphics, high-performance computing, high-end networking, and communications that require very high bandwidth, lower latency and more density.Read More
Interlaken IP Subsystem
High speed chip-to-chip interface protocol with scalable bandwidth, low latency and reliable data transfer over serial links. The latest generation supports up to 1.2Tbps bandwidth with support for NRZ and PAM4 serial links.Read More
USB IP Subsystem
Full range of USB controllers supporting USB2.0/USB3.0/USB3.1 gen1 and gen2 in device mode of operation. Supports AXI interface and in-built DMA features.Read More
Die-to-Die IP Subsystem
Comprehensive portfolio of fully configurable multi-channel, multi-rate Ethernet MAC, PCS and FEC IP. Support for OIF FlexE in addition to IEEE802.3 standard for data center applications.Read More