openfive

OpenFive is a solution-centric silicon company that is uniquely positioned to design processor agnostic SoC architectures with customizable and differentiated IP for artificial intelligence, edge computing, HPC, and networking solutions.OpenFiveoffers end-to-end expertise in architecture, design implementation, software, silicon validation and manufacturing to deliver high-quality silicon.

Interlaken
Subsystem

High speed chip-to-chip interface protocol with scalable bandwidth, low latency and reliable data transfer over serial links. The latest generation supports up to 1.2Tbps bandwidth with support for NRZ and PAM4 serial links.
Contact Us

Interlaken Controller

Key Features

Interlaken IP is used by many applications including NPU, traffic management and switch fabrics. Open-Silicon, a SiFive company, was a founding member of the Interlaken Alliance and supports silicon-proven Interlaken IP with over 75+ tier 1 customers on various technology and process nodes. The IP includes a validation platform supporting up to 1.2Tbps (64K channels and 48 SerDes lanes) using a wide range of transceiver speeds and Forward Error Correction (FEC) engines.
Extending on the 8th generation of its Interlaken IP core, SiFive now introduces low latency version of the Chip-to-Chip and Die-to-Die connectivity Interlaken IP used across many applications. Cutting edge technologies such as High Performance Computing (HPC) clusters, AI/ML chip clusters, IoT edge devices, networking, and switching fabrics are demanding high throughput data transfer from one chip to another at very low latency. Interlaken-LL includes a validation platform supporting up to 256Gbps.

Download

Interlaken Controller Block Diagram

interlaken

High Level Features

  • SOC Micro-architecture
  • RTL Design and Synthesis
  • Supports SerDes from 3.125Gbps to 112Gbps
  • Supports up to 64K channels
  • Supports Interlaken Look Aside protocol
  • Supports flow control (in band and out of band)
  • Supports bifurcation & aggregation with multi-core configuration
  • Supports flexible user interface options

Interlaken FEC(ILKN FEC)

Interlaken FEC(ILK FEC) Block Diagram

interlaken

High Level Features

  • Supports 112G PAM4 SerDes
  • Supports Interlaken protocol and Ethernet protocol
  • Supports RS(544,514)
  • Supports configurable alignment marker (AM)

IP Customization

If you already have a specific SoC IP spec in mind, our team can help you to customize the controller IP as per your requirements.

Contact us today

Explore Related Products

Best-in-class SoC IPs covering a wide range of applications from IoT devices, networking and AI/HPC
interlaken

HBM2/2E IP Subsystem

The HBM2/2E IP is suitable for applications involving graphics, high-performance computing, high-end networking, and communications that require very high bandwidth, lower latency and more density. Read More

interlaken

Ethernet IP Subsystem

Comprehensive portfolio of fully configurable multi-channel, multi-rate Ethernet MAC, PCS and FEC IP. Support for OIF FlexE in addition to IEEE802.3 standard for data center applications. Read More

interlaken

USB IP Subsystem

Full range of USB controllers supporting USB2.0/USB3.0/USB3.1 gen1 and gen2 in device mode of operation. Supports AXI interface and in-built DMA features. Read More

interlaken

Die-to-Die IP Subsystem

Die-to-Die Controller IP offers unique value proposition in terms of low power, high throughput and low latency links enabling faster time to integration for heterogenous chiplet connections in wired communications, AI and HPC applications. Read More

Author